

Description

The NEC μ PD41254* is a 65,536-word by 4-bit dynamic N-channel MOS random-access memory (RAM) designed to operate from a single +5V power supply. The negative voltage substrate bias is generated internally providing automatic and transparent operation.

The μ PD41254* utilizes double polylayer N-channel silicon gate processing which provides for high storage cell density, high performance, and high reliability.

The device also utilizes a single transistor dynamic storage cell and advanced dynamic circuitry throughout, including the 1024 sense amplifiers, which ensures that power dissipation is minimized.

The three-state I/O is controlled by $\overline{\text{CAS}}$ independent of $\overline{\text{RAS}}$. After a valid read or read-modify-write cycle, data is held on the I/O by holding $\overline{\text{CAS}}$ low. The data I/O then is returned to the high impedance state by returning $\overline{\text{CAS}}$ to the high state. The μ PD41254* hidden refresh feature allows $\overline{\text{CAS}}$ to be held low to maintain output data while $\overline{\text{RAS}}$ is used to execute $\overline{\text{RAS}}$ -only refresh cycles.


Refresh is accomplished by utilizing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle that will enable the internal generation of the refresh address. Refresh can also be accomplished using $\overline{\text{RAS}}$ -only refresh as a normal read or write cycle on the 256 address combinations of A_0 - A_7 , during a 4ms period.

Features

- 65,536-word x4-bit organization
- Standard 18-pin DIP
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ internal address refresh mode
- Multiplexed address inputs
- Single +5V \pm 10% power supply
- On-chip substrate bias generator
- Low power dissipation: 28mw (standby max)
413mw (active, $t_{RC} = 270$ ns)
- Nonlatched I/O, TTL-compatible
- All inputs TTL-compatible, and low input capacitance
- 256-cycle, 4ms refresh (A_0 - A_7 pins for refresh address)
- 2 performance ranges:

Device	Access Time	R/W Cycle	RMW Cycle
μ PD41254-15*	150ns	270ns	355ns
μ PD41254-20*	200ns	335ns	445ns

Pin Configuration




Pin Identification

No.	Pin	Symbol	Function
1		OE	Output Enable
2, 3, 15, 17		V_0 - V_0	Data Input/output
4		$\overline{\text{WE}}$	Write Enable
5		$\overline{\text{RAS}}$	Row Address Strobe
6-8, 10-14		A_0 - A_7	Address Inputs
9		V_{CC}	+5V Power Supply
16		$\overline{\text{CAS}}$	Column Address Strobe
18		V_{SS}	Ground

*NEW PRODUCT NAME

OLD μ PD41254 NEW μ PD41464

Block Diagram



Absolute Maximum Ratings*

Voltage On Any Pin Relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature, T _{STG} (Ambient)	-55°C to +150°C
Short-circuit Output Current	50mA
Power Dissipation, P _D	1W

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

T_A = 0°C to +70°C; V_{CC} = 5.0V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Power Supply Standby Current	I _{CC2}			5	mA	RAS = V _{OH} , D _{OUT} = high impedance
I/O Leakage Current	I _{LI}	-10		10	μA	Any input V _{IN} = 0V to V _{CC} ; all other pins not under test = 0V
Output Leakage Current	I _{OL1}	-10		10	μA	D _{OUT} is disabled, 0V < V _{OUT} < 5.5V
Output High (Logic 1) Voltage	V _{OH}	2.4			V	I _{OUT} = -2mA
Output Low (Logic 0) Voltage	V _{OL}		0.4		V	I _{OUT} = 4.2mA
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
	GND	0	0	0	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4		5.5	V	
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	1.0		0.8	V	

AC Characteristics

T_A = 0°C to +70°C; V_{CC} = 5.0V ± 10%

Parameter	Symbol	Limits				Unit	Test Conditions
		41254-15*		41254-20*			
		Min	Max	Min	Max		
Average power supply current, page mode operation (RAS, CAS cycling; I _{CC1} = I _{CC1(M)})	I _{CC1}		75	65		mA	①
Average power supply current, refresh mode (RAS, cycling, CAS = V _{OH} ; I _{CC1} = I _{CC1(M)})	I _{CC1}		65	60		mA	①
Average power supply current, page mode operation (RAS = V _{OH} , CAS cycling; I _{CC1} = I _{CC1(M)})	I _{CC1}		45	40		mA	①
Random read or write cycle time	t _{RC}	270		335		ns	②
Read-write cycle time	t _{RWC}	355		445		ns	②
Page mode cycle time	t _{PC}	170		225		ns	②, ③
Access time from RAS	t _{ARC}		150		200	ns	②, ③
Access time from CAS	t _{ACC}		75		100	ns	②, ③
Output buffer turn-off delay	t _{OFF}	0	40	0	50	ns	④
Transition time (rise and fall)	t _T	3	35	3	50	ns	⑤
RAS precharge time	t _{RP}	100		120		ns	
RAS pulse width	t _{RAS}	150	10,000	200	10,000	ns	
RAS hold time	t _{RAS}	75		100		ns	
CAS pulse width	t _{CAS}	75	10,000	100	10,000	ns	
CAS hold time	t _{CH}	150		200		ns	
RAS to CAS delay time	t _{CCD}	30	75	35	100	ns	⑥
CAS to RAS precharge time	t _{CRP}	0		0		ns	⑦
CAS precharge time, nonpage cycles	t _{CPN}	25		30		ns	
CAS precharge time, page cycle	t _{CP}	60		80		ns	
RAS precharge CAS hold time	t _{RC}	0		0		ns	
ROW address set-up time	t _{ASR}	0		0		ns	
ROW address hold time	t _{AHR}	20		25		ns	
Column address set-up time	t _{ASC}	0		0		ns	
Column address hold time	t _{AH}	45		55		ns	
Column address hold time referenced to RAS	t _{AH}	120		155		ns	
Read command set-up time	t _{ACS}	0		0		ns	
Read command hold time referenced to RAS	t _{AHR}	20		25		ns	⑧
Read command hold time referenced to CAS	t _{AH}	0		0		ns	⑧
Write command hold time	t _{WCH}	45		55		ns	
Write command hold time referenced to RAS	t _{WCR}	120		155		ns	
Write command pulse width	t _{WP}	45		55		ns	
Write command to RAS lead time	t _{WR}	45		55		ns	
Write command to CAS lead time	t _{WR}	45		55		ns	
Data-in set-up time	t _{DI}	0		0		ns	⑨
Data-in hold time	t _{DH}	45		55		ns	⑩
Data-in hold time referenced to RAS	t _{DHR}	120		155		ns	
Refresh period	t _{REF}		4		4	ms	

AC Characteristics (Cont.)

Parameter	Symbol	Limits				Unit	Test Conditions
		41254-15*		41254-20*			
		Min	Max	Min	Max		
WE command set-up time	t _{WC}	0		0		ns	
CAS to WE delay	t _{CW}	120		165		ns	
RAS to WE delay	t _{RW}	195		255		ns	
Access time from OE	t _{OAC}		40		50	ns	
Data delay time	t _{DD}	40		50		ns	
Output turn-off delay to OE	t _{OZ}	0	40	0	50	ns	
OE command hold time	t _{OEH}	0		0		ns	
Average power supply current, CAS before RAS refresh mode (RAS, cycling, CAS = V _{OH} ; I _{CC1} = I _{CC1(M)})	I _{CC1}		65		80	mA	①
CAS set-up time for CAS before RAS refresh	t _{CSR}	10		10		ns	
CAS hold time for CAS before RAS refresh	t _{CH}	30		35		ns	

- Notes: ① An initial pulse of 100μs is required after power-up followed by any 6 RAS cycles before proper device operation is achieved.
 ② AC measurements assume t_R = 5ns.
 ③ V_{OH} (min) and V_{OL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{OH} and V_{OL}.
 ④ All voltages referenced to V_{SS}.
 ⑤ t_{RC}, t_{CCD} and t_{CP} depend on output loading and cycle rates. Specified values are obtained with the output open.
 ⑥ The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (T_A = 0°C to +70°C) is assured.
 ⑦ Load = 2 TTL loads and 100pF.
 ⑧ Assumes that t_{CCD} = t_{CCD}(max). If t_{CCD} is greater than the maximum recommended value shown in this table, t_{CCD} will increase by the amount that t_{CCD} exceeds the value shown.
 ⑨ Assumes that t_{CCD} = t_{CCD}(max).
 ⑩ t_{OFF}(max) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
 ⑪ Operation within the t_{CCD}(max) limit ensures that t_{ACC}(max) can be met. t_{CCD}(max) is specified as a reference point only; if t_{CCD} is greater than the specified t_{CCD}(max) limit, then access time is controlled exclusively by t_{CCD}.
 ⑫ t_{CSR} requirement should be applicable for RAS CAS cycles preceded by any cycle.
 ⑬ Either t_{DI} or t_{DH} must be satisfied for a read cycle.
 ⑭ These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.

Capacitance

T_A = 0°C to +70°C; V_{CC} = +5.0V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance, Address Inputs	C _{IN}		5		pF	
Input Capacitance, Strobe Inputs	C _{IS}		8		pF	
Input/Output Capacitance, Data Ports	C _{IO}		7		pF	

* NEW PRODUCT NAME


OLD μPD41254 NEW μPD41464

* NEW PRODUCT NAME


OLD μPD41254 NEW μPD41464

Timing Waveforms


Read Cycle




Write Cycle (\overline{OE} Controlled)




Write Cycle (Early Write)




Read-write/Read-modify-write Cycles



Page Mode Read Cycle




Page Mode Write Cycle




Timing Waveforms (Cont.)


Page Mode Read-Write/Read-Modify-Write Cycles




\overline{RAS} -only Refresh Cycle



CAS Before \overline{RAS} Refresh Cycle



Hidden Refresh Cycle



Package Outlines

For information, see Section 9.

Plastic, μPD41254C
Ceramic, μPD41254D

*NEW PRODUCT NAME
OLD μPD41254 NEW μPD41464