

**Description**

The NEC μPD41254\* is a 65,536-word by 4-bit dynamic N-channel MOS random-access memory (RAM) designed to operate from a single +5V power supply. The negative voltage substrate bias is generated internally providing automatic and transparent operation.

The μPD41254\* utilizes double polylayer N-channel silicon gate processing which provides for high storage cell density, high performance, and high reliability.

The device also utilizes a single transistor dynamic storage cell and advanced dynamic circuitry throughout, including the 1024 sense amplifiers, which ensures that power dissipation is minimized.


The three-state I/O is controlled by CAS independent of RAS. After a valid read or read-modify-write cycle, data is held on the I/O by holding CAS low. The data I/O then is returned to the high impedance state by returning CAS to the high state. The μPD41254\* hidden refresh feature allows CAS to be held low to maintain output data while RAS is used to execute RAS-only refresh cycles.

Refresh is accomplished by utilizing a CAS before RAS cycle that will enable the internal generation of the refresh address. Refresh can also be accomplished using RAS-only refresh as a normal read or write cycle on the 256 address combinations of A<sub>0</sub>-A<sub>7</sub>, during a 4ms period.

**Features**

- 65,536-word x 4-bit organization
- Standard 18-pin DIP
- CAS before RAS internal address refresh mode
- Multiplexed address inputs
- Single +5V ± 10% power supply
- On-chip substrate bias generator
- Low power dissipation: 28mw (standby max)  
413mw (active, t<sub>RC</sub> = 270ns)
- Nonlatched I/O, TTL-compatible
- All inputs TTL-compatible, and low input capacitance
- 256-cycle, 4ms refresh (A<sub>0</sub>-A<sub>7</sub> pins for refresh address)
- 2 performance ranges:

Device	Access Time	R/W Cycle	RMW Cycle
μPD41254-15*	150ns	270ns	355ns
μPD41254-20*	200ns	335ns	445ns


**Pin Configuration****Pin Identification**

No.	Pin	Symbol	Function
1		OE	Output Enable
2, 3, 15, 17		IO <sub>1</sub> -IO <sub>2</sub>	Data Input/Output
4		WE	Write Enable
5		RAS	Row Address Strobe
6-8, 10-14		A <sub>0</sub> -A <sub>7</sub>	Address Inputs
9		V <sub>CC</sub>	+5V Power Supply
16		CAS	Column Address Strobe
18		V <sub>S</sub>	Ground

\*NEW PRODUCT NAME

OLD	NEW
μPD41254	μPD41464

**Block Diagram**



**Absolute Maximum Ratings\***

Voltage On Any Pin Relative to V <sub>SS</sub>	-1.0V to +7.0V
Operating Temperature, T <sub>A</sub> (Ambient)	0°C to +70°C
Storage Temperature, T <sub>Stg</sub> (Ambient)	-55°C to +150°C
Short-circuit Output Current	50mA
Power Dissipation, P <sub>D</sub>	1W

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*NEW PRODUCT NAME

OLD            NEW  
μPD41254    μPD41464

**AC Characteristics**

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 10%

Parameter	Symbol	Limits				Test Conditions
		41254-18*	41254-20*	Min	Max	
Average power supply operating current (RAS, CAS cycling; t <sub>cc</sub> = t <sub>cas</sub> )	I <sub>CC1</sub>	75	85	mA		①
Average power supply current, refresh mode (RAS, cycling, CAS = V <sub>CC</sub> ; t <sub>cc</sub> = t <sub>cas</sub> )	I <sub>CC2</sub>	65	80	mA		②
Average power supply current, page mode operation (RAS = V <sub>CC</sub> , CAS cycling; t <sub>cc</sub> = t <sub>cas</sub> )	I <sub>CC3</sub>	45	40	mA		③
Random read or write cycle time	t <sub>RC</sub>	270	335		ns	④
Read-write cycle time	t <sub>RWC</sub>	355	445		ns	⑤
Page mode cycle time	t <sub>PC</sub>	170	225		ns	⑥
Access time from RAS	t <sub>AC</sub>	180	200		ns	⑦
Access time from CAS	t <sub>AC</sub>	75	100		ns	⑧
Output buffer turn-off delay	t <sub>OFP</sub>	0	40	0	50	ns
Transition time (rise and fall)	t <sub>TF</sub>	3	35	3	50	ns
RAS precharge time	t <sub>RP</sub>	100	120		ns	
RAS pulse width	t <sub>RAS</sub>	150	10,000	200	10,000	ns
RAS hold time	t <sub>RH</sub>	75	100		ns	
CAS pulse width	t <sub>CAS</sub>	75	10,000	100	10,000	ns
CAS hold time	t <sub>CH</sub>	150	200		ns	
RAS to CAS delay time	t <sub>RCO</sub>	30	75	35	100	⑨
CAS to RAS precharge time	t <sub>COP</sub>	0	0	0	ns	⑩
CAS precharge time, nonpage cycles	t <sub>COP</sub>	25	30		ns	
CAS precharge time, page cycle	t <sub>COP</sub>	60	80		ns	
RAS precharge CAS hold time	t <sub>RCO</sub>	0	0	0	ns	
ROW address set-up time	t <sub>RAST</sub>	0	0		ns	
ROW address hold time	t <sub>RADH</sub>	20	25		ns	
Column address set-up time	t <sub>CACST</sub>	0	0		ns	
Column address hold time	t <sub>CACH</sub>	45	55		ns	
Column address hold time referenced to RAS	t <sub>CACH</sub>	120	155		ns	
Read command set-up time	t <sub>RCS</sub>	0	0		ns	
Read command hold time referenced to RAS	t <sub>RCH</sub>	20	25		ns	⑪
Read command hold time referenced to CAS	t <sub>RCH</sub>	0	0		ns	⑫
Write command hold time referenced to RAS	t <sub>WCH</sub>	45	55		ns	
Write command hold time referenced to CAS	t <sub>WCH</sub>	120	155		ns	
Write command pulse width	t <sub>WPW</sub>	45	55		ns	
Write command to RAS lead time	t <sub>WRL</sub>	45	55		ns	
Write command to CAS lead time	t <sub>WCL</sub>	45	55		ns	
Date-in set-up time	t <sub>DS</sub>	0	0		ns	
Date-in hold time	t <sub>DH</sub>	45	55		ns	⑬
Date-in hold time referenced to RAS	t <sub>DHR</sub>	120	155		ns	
Refresh period	t <sub>REF</sub>	4	4		ms	

**AC Characteristics (Cont.)**

Parameter	Symbol	Limits				Test Conditions
		41254-18*	41254-20*	Min	Max	
WE command set-up time	t <sub>WCS</sub>	0	0	0	0	ns
CAS to WE delay	t <sub>CWD</sub>	120	165			ns
RAS to WE delay	t <sub>RWD</sub>	195	255			ns
Access time from OE	t <sub>OEA</sub>	40	50			ns
Data delay time	t <sub>DD</sub>	40	50			ns
Output turn-off delay to OE	t <sub>OZ</sub>	0	40	0	50	ns
OE command hold time	t <sub>OEH</sub>	0	0	0	0	ns
Average power supply current, CAS before RAS refresh mode (RAS, cycling, CAS = V <sub>CC</sub> ; t <sub>cc</sub> = t <sub>cas</sub> )	I <sub>CC5</sub>	65	80	mA		⑬
CAS set-up time (or CAS before RAS refresh)	t <sub>CSA</sub>	10	10		ns	
CAS hold time for CAS before RAS refresh	t <sub>CHC</sub>	30	35		ns	

Notes: ① An initial pause of 100ns is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.  
 ② AC measurements assume t<sub>cc</sub> = 5ns.  
 ③ V<sub>CC</sub> (min) and V<sub>CC</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>CC</sub> (min) and V<sub>CC</sub> (max).  
 ④ All voltages referenced to V<sub>SS</sub>.  
 ⑤ I<sub>CC1</sub>, I<sub>CC2</sub>, and I<sub>CC3</sub> depend on output loading and cycle rates. Specified values are obtained with the output open.  
 ⑥ The minimum value of t<sub>cc</sub> (max) is used only to indicate cycle time at which proper operation over the full temperature range (T<sub>A</sub> = 0°C to +70°C) is assured.  
 ⑦ Load = 2 TTL loads and 100pF.  
 ⑧ Assumes that t<sub>CCP</sub> ≈ t<sub>CCO</sub> (max). If t<sub>CCO</sub> is greater than the maximum recommended value shown, then t<sub>CCP</sub> will increase by the amount that t<sub>CCO</sub> exceeds the value shown.  
 ⑨ Assumes that t<sub>CCP</sub> ≈ t<sub>CCO</sub> (max).  
 ⑩ t<sub>CCP</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>CC</sub> (max).  
 ⑪ Operation within the t<sub>CCP</sub> (max) limit ensures that t<sub>CCO</sub> (max) can be met. t<sub>CCO</sub> (max) is specified as a reference point only, if t<sub>CCO</sub> is greater than the specified t<sub>CCP</sub> (max) limit, then access time is controlled exclusively by t<sub>CCO</sub>.  
 ⑫ t<sub>CCP</sub> requirement should be applicable for RAS/CAS cycles preceded by any cycle.  
 ⑬ Either t<sub>CCP</sub> or t<sub>CCO</sub> must be satisfied for a read cycle.  
 ⑭ These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.

**Capacitance**

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = +5.0V ± 10%


Parameter	Symbol	Limits				Test Conditions
		Min	Typ	Max	Unit	
Input Capacitance, Address Inputs	C <sub>AI</sub>	5		8	pF	
Input Capacitance, Strobe Input	C <sub>SI</sub>	8		10	pF	
Input/Output Capacitance, Data Ports	C <sub>DO</sub>	7		10	pF	

\*NEW PRODUCT NAME


OLD            NEW  
μPD41254    μPD41464

## Timing Waveforms


### **Read Cycle**




### **Write Cycle (Early Write)**



### ***Page Mode Read Cycle***



### **Page Mode Write Cycle**




\*NEW PRODUCT NAME

**OLD**


**NEW**

3 - 30

### Write Cycle ( $\overline{OE}$ Controlled)




### **Read-write/Read-modify-write Cycles**




### **Timing Waveforms (Cont.)**


### Page Mode Read-Write/Read-Modify-Write Cycles




### RAS-only Refresh Cycle



#### CAS Before RAS Refresh Cycle



### **Hidden Refresh Cycle**



## **Package Outlines**

**For information, see Section 9.**

**Plastic,  $\mu$ PD41254C •  
Ceramic,  $\mu$ PD41254D •**

\*NEW PRODUCT NAME

**OLD** **NEW**